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Abstract
The C104 is an asynchronous 32-way dynamic packet routing chip. It has a 264 Mbytes/s
bi-directional bandwidth and a 1 sec switching latency. It oers high-density cost-
eective commodity communications, which allow large switching networks to be con-
structed. Results are presented on the performance of this switching technology within
the context of future High Energy Physics level II and level III trigger data trac patterns.
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1 Introduction
The bandwidth and connectivity requirements of trigger and data acquisition sys-
tems for future HEP experiments at the CERN LHC and HERA-B at DESY, highlight the
limitations when scaling embedded multiprocessor bus-based systems. The most promi-
nently featured alternative in the proposed systems are large switching networks.
The performance of large switching fabrics has been studied within the context
of message passing multiprocessing computers [1]. However, these studies were based on
telecommunication trac patterns which dier from those expected in the trigger systems
of HEP experiments. In the latter, switching fabrics will be required to connect N sources
to M destinations, where M and N are O(500). The trac pattern will be `bursty' and
have dierent characteristics for level II and III triggers. The modelling of large switching
fabrics using such trac patterns is being performed by several groups [2, 3, 4]. We report
here on the actual performance measurements of a switching fabric built from ST C104
packet routing chips [5].
The serial technology used and the general communication's performance of the
network are briey discussed, followed by the performance of the network with expected
HEP trigger data trac patterns.





project has developed two bi-directional link protocols
which form the basis of the IEEE P1355 standard [6]:
{ a 100 Mbit/s Data-Strobe (DS) link,
{ a 1{3 Gbit/s High-Speed (HS) link.
The work reported here is based on the the DS link protocol depicted in Fig. 1. The
data line carries the data, and the strobe line only changes state when the data remains
constant. In this protocol the clock is encoded, enabling autobauding at the receiver and
asynchronous links. Studies on the reliability of DS links [7], up to distances of 20 m,





1 0 0 1 0 1 11
Figure 1: DS link protocol
On top of the bit level there are a further three protocol levels: the character,
exchange, and packet levels. Characters are a group of consecutive bits used to represent
data or control. The exchange layer describes the exchange of characters needed to ensure
the proper function of a link. In particular, ow control characters are used to enable
trac ow from the link sender. This ensures that the switching fabric is lossless: no
packets are lost internally due to buer overow. A packet is a sequence of characters
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with a specic order and format: a header, which contains routing information, a payload
containing zero or more data bytes, and an end of packet marker. The protocol does not
specify a specic or maximum size for a packet. Messages are sent through a network as
a sequence of packets.
A family of communication devices has been developed to support the DS link
protocol, which include a parallel-DS link converter and an asynchronous packet routing
chip. The DS link protocol is also used by the T9000 Transputer. These components have
been discussed in detail elsewhere [8, 9] and only the packet routing chip is described
here.
2.1 The C104 Packet Routing Chip
The C104 is a low-latency asynchronous packet routing chip for the DS link protocol.
It can be used to connect up to 32 devices, including other instances of itself, via a
32  32 non-blocking crossbar switch. The 32 links operate asynchronously, enabling
packets of any length to be routed between a link pair without aecting the packet routing
between any other link pair. The link speed of 100 Mbits/s allows a maximum, user data,
bi-directional bandwidth across the chip of 264 Mbytes/s.
The C104 implements several advanced routing techniques to address the issues of
latency, buering and link contention. These techniques are:
 Worm-hole Routing
The implementation of worm-hole routing minimizes the latency and buering require-
ments of the C104 compared to switches using message buering with store and forward
techniques. The routing decision is made as soon as the packet header arrives, the header
is then sent to the chosen output link and the rest of the packet follows without being
internally buered. This implies that packets may be passing through several layers of
C104s at the same time. The header, when passing through each device, creates a tem-
porary circuit (the worm hole) through which the rest of the packet ows. As the end of
the packet passes through each device the circuit closes. The packet latency across a chip
has been measured to be  1 s.
 Grouped Adaptive Routing
In any multi-stage network, ecient load balancing is a primary concern. The possibility
to implement grouped adaptive routing on the C104 minimizes the eects of load imbal-
ance [1]. If consecutive links of a C104 are used to access a common destination, they may
be logically `bundled' together, allowing a higher bandwidth to the common destination.
Any packet destined for the nal common destination is routed through the rst available
link in the `bundle'.
 Universal Routing
It is not practical or in some cases possible to increase the number of links in a `bundle'
to match the bandwidth requirements to a destination. As a complementary method of
load balancing, the C104 has been designed to perform universal routing [10]. In this
technique, packets are rst sent by a C104 to a random device (another C104) in a multi-
stage network. At this device, the packets are then routed to their nal destination. The
initial randomization balances the load across the network reducing link contention, thus




An initial localized bottleneck in a network, which then propagates across the network.
2
3 The GPMIMD Machine
The GPMIMD machine has been designed as a switching fabric made up of
1000 DS links interconnecting 256 T9000 processors. In its present conguration 38
C104s, 25% of the full switching capability, provide full inter-connectivity between 48
processors. Six motherboards (see Fig. 2a) each carry eight T9000s and ve C104s. Two
switch cards, each carrying four C104s, provide the inter-motherboard connectivity. Four
independent Clos networks [11] have been implemented to eciently use the four inde-
pendent DS links associated with each T9000 processor. The message latency measured
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Figure 2: (a) The current conguration of the GPMIMD machine, and (b) one of its Clos
networks.
The basic Clos network of the machine is shown in Fig. 2b. Each of the C104s on the
left and right represent a single C104 on a motherboard, and the switch card C104s are
those in the centre. The four links between each motherboard and switch card C104 may
be grouped into `bundles' of 1, 2, 3 or 4 links
4)
. Therefore, a single network may consist
of 3{12 links between the motherboards and the switch cards. The single unidirectional
DS link performance of 9.26 Mbytes/s means that the bandwidth of the network may be
varied between  37{111 Mbytes/s.
3.1 General Communications Performance
The T9000s were divided into 21 sources and 21 destinations, and the average uni-
directional cross-sectional bandwidth of the machine was measured for two types of trac
pattern. The T9000s were only used as data producers and consumers; they performed
no processing.
In the rst of these trac patterns, sources and destinations are formed into xed
pairs; no two sources send data to the same destination. In this situation, the maximum
unidirectional bandwidth allowed by the technology, network and routing algorithm are
measured. The achieved unidirectional bandwidth as a function of message size, and the
extent of grouped adaptive routing (3, 6, 9 or 12 links) for a single network is shown in
Fig. 3a. The measured asymptotic, unidirectional bandwidth is in good agreement with
the theoretically expected values to within 3%. In addition, the achieved unidirectional
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bandwidth scales linearly with the extent of grouped adaptive routing (3, 6, 9 or 12 link
`bundles') between the rst and middle stage of the network, showing no overheads caused
by its implementation. This shows that with no contention on the destination links and
the maximum amount of grouped adaptive routing (12 link `bundles'), each network has
a unidirectional bandwidth of 108 Mbytes/s.










































Figure 3: The unidirectional bandwidth for (a) xed and (b) random source and destina-
tion pairings versus message length. The dierent curves are for dierent levels of grouped
adaptive routing.
In the second trac pattern, messages are sent from each of the 21 sources to
the 21 destinations randomly
5)
. The measured unidirectional bandwidth as a function of
message size and the extent of grouped adaptive routing is shown in Fig. 3b. A signicant
degradation in the unidirectional bandwidth compared to the paired trac pattern can
be seen. For link `bundles' of 6 and 12 only 61% and 38% of the unidirectional theoretical
bandwidth is achieved. Although the bandwidth achieved with 12 links is greater than
with six links, there is lower utilization of the available bandwidth. This indicates that
under this trac pattern, contention for the nal destination links limits the performance.
4 HEP Trac Patterns
An event is a set of data blocks, where a data block is dened as the trac going to
a single destination processor. Each source sends a message to this destination comprising
of one or more packets. For example, a level II data block could correspond to a region of
interest in a detector. A level III data block is dened as a complete event.
T9000 processors act as sources and destinations of event data. No computation is
performed by the destination. Measurements have been carried out using predetermined
event sequences, stored by the sources as look-up tables. An overall supervisor function
has not been implemented.
An example of the level II trigger trac pattern for a sub-detector is shown in Fig. 4a
for two events. The rst event consists of two data blocks: each data block is distributed
over two sources and routed to a separate destination. The second event consists of three
data blocks: one data block distributed over three sources and two data blocks originating
from a single source.
5)
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The level III trigger trac pattern is shown in Fig. 4b. Event 1(2) consists of a
single data block which is distributed over 4(3) sources and routed to a single destination.
The currently expected level II and III trac patterns of a sub-detector in the ATLAS
experiment [3] at CERN are summarized in Table 1.
Table 1
Trigger level II and III trac patterns for a single sub-detector
Level Frequency Data blocks Sources per Data block size
per event data block
II 100 KHz O(3) O(3) 0.2{1.2 Kbytes









Figure 4: An example of the expected (a) level II and (b) level III trac patterns.
The performance, in terms of achievable event rates and bandwidths, of a single
network with these types of trac patterns has been measured. The total performance
of the machine is simply four times the single network result. The number of source
and destination processors used is typically 18, and the maximum amount of grouped
adaptive routing (12 links) is applied between the rst and second C104 layers. Data
blocks are distributed equally over the number of participating sources. No studies have
been performed with varying packet size as only packets of up to a maximum length of
32 bytes are supported by the T9000.
4.1 Level II Triggering Performance
The achieved event rate and bandwidth, for a conguration of 18 sources and 18
destinations, as a function of the attempted event rate is shown in Figs. 5a and 5b, for
dierent data block sizes. In these measurements the number of data blocks per event
and sources per data block has been xed to three and one, respectively. A random
selection is made as to which three sources participate per event, and the choice of which
three destinations per event is now based on a round robin selection. At the maximum
achievable event frequencies for the dierent data block sizes, 70 Mbytes/s out of the
maximum network bandwidth of 111 Mbytes/s is achieved.
The loss of bandwidth is due to the random selection of which sources participate per
event. This criteria leads to queuing in the sources and link contention at the destinations.
Figures 5c and 5d are equivalent to Figs. 5a and 5b except that the choice of participating
sources per event is now based on a round robin selection. In this situation 97% of the
maximum bandwidth is achieved.
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Figure 5: The achieved event frequency (a) and (c) and bandwidth (b) and (d) for a
simple level II trac pattern (see text). Which sources participate per event is based on
a random selection in (a) and (b) and a round robin selection in (c) and (d).
In Fig. 6 the achieved event frequency and bandwidth as a function of the number
of data blocks per event is shown for the dierent number of sources per data block and
a xed data block length of 1.0 Kbytes. For more than two data blocks per event the
achieved frequency does not vary signicantly with the number of sources per data block.
The performance of the network, as a function of the number of sources and des-
tinations it connects, is demonstrated in Figs. 7a and b. The achieved event frequency
and bandwidth are shown as a function of the number of connected sources (= destina-
tions) for data block sizes of 0.2 and 1.2 Kbytes, three and ve data blocks per event
and two sources per data block. The performance scales linearly from 3 to 18 sources and
the achieved event rates depend on the the number of data blocks per event. Event rates
of 45 and 18 KHz are achieved for data block sizes of 0.2 and 1.2 Kbytes, respectively.
The full capacity of the machine for these data block sizes is therefore 180 and 72 KHz,
respectively.
The results presented have used the ability of the T9000 to eciently multiplex data
on to multiple virtual links
6)
, in this case ve destinations on to a single physical link. In
Fig. 8, the bandwidth and achieved event frequencies for dierent numbers of virtual links
6)
A virtual link is a logical communication path between two processes.
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Figure 6: (a) The achieved event frequency and (b) bandwidth as a function of data blocks
per event for the dierent number of sources per data block.
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Figure 7: (a) The achieved event rate and (b) bandwidth plotted against the number of
connected sources (destinations).
are shown. It can be seen that the achieved event frequency depends on the number of
virtual links and is constant for more than ve virtual links per physical link. In the case of
a single virtual link the end-to-end packet ow control limits the achievable bandwidth, as
a source must wait for a packet acknowledgment from a destination. This eect is reduced
by using multiple virtual links. While waiting for a packet acknowledgment on one virtual
link, a source may send a packet on another virtual link to another destination.
4.2 Level III Trigger Performance
The achieved event frequency as a function of the number of sources per data block,
in a network of 21  14, is shown in Fig. 9a for three dierent data block sizes. The
achieved event rate varies linearly with the number of sources per data block, showing
a better utilization of the network. At the maximum input utilization (21 sources per
data block) for the three data block sizes considered,  50 Mbytes/s out of a maximum
available bandwidth of 111 Mbytes/s is used.
In Fig. 9b the communication latency per source as a function of the event number is
shown for three of the sources in the above conguration. For the rst event, all sources are
competing for the same destination link resulting in a high latency for every source. The
latency then decreases with the event number, settling down to a steady state, as dierent
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Figure 8: (a) The achieved event rate and (b) the bandwidth plotted against the attempted
frequency for dierent amounts of multiplexing.
sources work on dierent events. The fact that the sources are working on dierent events
implies dierent destinations are being used in parallel, and therefore less contention
occurs on the destination links. This eect is also shown by the dotted curves in Fig. 9a.
In this gure, the sources have been selected, where possible, by a round robin criteria.
For example, in the case of ve active sources, the rst ve sources send data block 0 and
the second ve sources send data block 1. This continues up to message 3, and then the
rst ve sources send data block number 4. This articially spreads the load across the
number of sources on an event basis and results in an improved event rate for 5 and 10
active sources.
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Figure 9: (a) The sustained frequency plotted against the number of sources/event for
level III trac patterns. The solid line is for a random source selection while the dotted
line is for a round robin selection. (b) The source event latency plotted against the event
number for 3 of 21 sources per event.
In order to investigate the eect of communication's latency on performance the
message latency in the sources has been articially increased. The results are shown in
Fig. 10a, for 21 active sources and 14 destinations. It is clear that there is a very strong
dependence of performance on message latency and that an ecient node to network
interface, together with lightweight communication protocols, is vital.
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In Fig. 10b the performance of the network, in terms of the number of connected
sources (=destinations), is shown. The network performance scales linearly with the num-
ber of connected sources. This is a design feature of the GPMIMD machine communica-
tions network which can be scaled up to 1000 links.
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Figure 10: (a) The achieved frequency plotted against the additional source message
latency. (b) The achieved frequency plotted against the attempted frequency under level
III trac patterns for dierent data block sizes.
5 Summary and Outlook
Measurements on the performance of a 40 node Clos switching fabric have been
presented. This fabric is based on the ST C104 packet routing chip, and the DS link
protocol which is being standardized by the IEEE P1355 Committee. The DS link and
associated packet routing chip, the C104, meet their design specications. In the present
conguration of the GPMIMD machine, only 25% of the full switching capacity is used
and only 20% of the maximum number of processing nodes have been installed. By the
end of 1995 the switching fabric will be upgraded to four switch cards and the number of
supported processing nodes increased to 64.
Under the currently expected trac patterns of sub-detectors in the level II and III
triggers of future experiments [3], bandwidths of 50{70 Mbytes/s have been achieved on
a single network, corresponding to  50{60% utilization of the theoretical bandwidth. In
Table 2 the measured results for a level II trac pattern of three data blocks per event
and two sources per data block, and a level III trac pattern of 21 sources per event are
summarized.
Table 2
Measured results using level II and III trac patterns
Data block size
Level II Level III
0.2 Kbytes 1.2 Kbytes 10 Kbytes 50 Kbytes
Event frequency A B C D
Bandwidth A B C D
Latency A B C D
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These results were obtained when:
{ using the ability of the T9000 to multiplex virtual links onto a single physical link,
{ writing the software in OCCAM [12], the native language of Transputers.
{ using grouped adaptive routing on the C104.
It appears that currently available technology can meet many, if not all, of the
switching and bandwidth requirements of future HEP trigger systems. This could be
achieved by scaling or replicating the Clos networks used in these measurements. Simula-
tions have shown that by adding layers of C104s, the Clos network architecture used may
be arbitrarily scaled [1]. However, networks that allow the bandwidth to be scaled with
the number of nodes require an increase in the number of switches which is more than
proportional. Replication of the network is potentially a more ecient use of resources
but may require that data sources be able to drive several networks simultaneously.
Other questions remain to be addressed:
{ What is the dependence of network utilization, scalabilty and latency on network
topology?
{ What are the cost and pratical advantages of many smaller or lower speed (repli-
cated) networks compared with fewer large or higher speed networks?
{ What is the eect of dierent packet sizes on network performance?
{ What are the issues involved in network management, monitoring, error handling
and fault tolerance?
To address these questions a large 1000 node variable topology switching fabric [8]
is being built at CERN as part of the MACRAM

E project and should start to provide
results in the summer of 1996.
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